Evaluation of Through Silicon Via (TSV) electrical performance is hardly required today to improve heterogeneous 3D chip performance in the frame of a "more than Moore" approach. Accurate modeling of TSV is consequently essential to perform design optimizations and process tuning. This paper proposes a methodology based on RF characterizations and simulations, leading to a frequency dependent analytical model including MOS effect of high aspect ratio TSV. Specific test structures integrated on both floating Si bulk and CMOS 65 nm active wafers according to a face-to-face Via Last After Bonding process enable C(V) and RF measurements. TSV equivalent model including all substrate effects is proposed according to CMOS 65 nm specificities (voltage, frequency, dimensions and Si conductivity) and implemented in SPICE simulator to predict TSV impact on signal propagation.
Introduction
2D ICs limitations haled recently microelectronic manufacturers to pick up an "out of the box" way of thinking, to explore solutions beyond standard Moore's law. Thus, a "More Moore" approach proposes to gather lots of functions from a same technological node while carrying on an integration density increase. The other alternative consists in following a "More Than Moore" path, assembling heterogeneous dies from mature technologies [1] . Fig. 1 sets 3D integration halfway between SiP and SoC, in the frame of both More Moore and More than Moore approach. This brand new technology is a real new paradigm in microelectronics and seems to be the perfect candidate to overcome standard 2D ICs limitations. It is indeed expected to improve circuit electrical performance like RC delay [2, 3] , reduce chip weight [4, 5] and power consumption, and opens new perspectives in term of heterogeneous integration enabling more sophisticated than ever system on chip integration. Today, 3D is a young technology with lots of possible integration schemes and challenges to take up. 
Overview of 3D Process Flows
Several 3D approaches featuring different TSV densities, different materials and lots of key technology coexist today providing manufacturers a large choice of integration schemes. The following parts give an overview of the common stacking techniques frequently employed.
First we have to distinguish between collective bonding and single die processing techniques. Indeed, single chip can be stacked over another one in a die to die approach (D2D [6] ) or over a wafer according to a die to wafer method (D2W [7, 8] ). Wafer to wafer bonding (W2W [9] ) can be performed too, leading to a collective stacking of the whole embedded dies. Although W2W approach provides the highest production throughput and alignment accuracy, stacked dies must have the same size, reducing modular aspect of 3D integration, and potential non-functional dies from two wafers are heaped which hardly restricts final yield. In a D2D or D2W approach, if functional test are performed before stacking, only KGD are processed increasing final yield. However, regarding low alignment accuracy and velocity provided by stacking tools, throughputs of these two techniques are lower than for a collective bonding approach.
Whatever the integration scheme, the same key technologies are achieved to perform 3D stacks. It includes wafer bonding and thinning, TSV etching, isolation and filling. The sequence of these steps will lead to a "via first", "via middle", "via last" or "via last after bonding" approach whether TSV is integrated respectively before the FEOL, after the FEOL and before the BEOL, after the BEOL or after bonding. Fig. 2 shows an overview of all these techniques. Many integration options are consequently available and the final product is the main driver to choose the best technological solution.
3D integration is expected to improve stack performance and replace long high inductive and capacitive wire bonds by short vertical interconnects whose density is between 10 2 and 10 5 TSV/mm 2 . Typically, if only few basic signals are transmitted, medium density TSV ( 100 to 1000/mm 2 ) are sufficient to ensure communication between stacked dies. These vias are generally partially filled and feature a low aspect ratio (1 or 2) and TSV diameter . They are integrated instead of wire bonds usually involved in SiP chips like stacked memories [10] , image sensors [11, 12] , MEMS [13] , or embedded in silicon interposer [14] . On the other hand, the transmission of a wide range of signals on a large broadband requires high density TSV (Stacked ICs technology, or 3D SiC), fully filled and featuring high aspect ratios (5 to 20) and TSV diameter 1 to 10 m. For instance, 3D SiC TSV are frequently observed in memory on logic stacks, in 3D System On Chips (SoC) and in the future, these vias are expected to connect dies and functional blocs inside complex heterogeneous stacking. [15] Whatever the process flow TSV remains the nerve centre of the stack and have to transmit a wide range of signals (analog, digital, RF etc.) on a large broadband. It's consequently hardly required to model TSV, evaluate its performance and make sure that it is in good agreement with customer specifications.
Overview of TSV modeling techniques
Several authors have recently developed tools and models to predict TSV behavior from measurements, simulations or empirical calculations. They provide RC analytical models [16] , high frequency RLCG models [17] [18] [19] and compact models [20] . In this way, in 2005 a TSV model built from RF measurements was proposed by Leung et al. for 400 [17] . This tentative (Fig. 3) enables to extract TSV resistance R c (f), inductance L c (f) and dielectric losses R sub (f) including frequency dependent phenomenon. [17] .
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Empirical analytical expressions of these three elements including experimental fitting parameters were built from extracted values. They are all frequency dependent following a trend depicting skin effect occurring in high frequencies. In 2006, Ryu et al. proposed another TSV equivalent model extracted from RF measurements [18] (Fig. 4) . 75 μm wide and 90 μm deep TSV were integrated on standard Si substrates ( = 10 .cm) usually processed in CMOS technology. The model includes TSV resistance R via , inductance L via , capacitance C ox_via due to isolation oxide between TSV and silicon, oxide capacitance between TSV C ox , and substrate losses (C Si and G Si ). It enables to extract TSV performance including crosstalk and empirical model of TSV resistance is put forward. Finally, MOS effect has been recently considered in other publications [21] [22] [23] [24] ] to make TSV model as accurate as possible whatever the bias voltage and substrate polarization.
Methodology for TSV modeling
In this paper, a full methodology to accurately predict TSV performance is proposed (Fig. 5 ). TSV electrical model is extracted from both RF measurements and electromagnetical (EM) simulations and gives link between via electrical performance and technological parameters through analytical expressions.
First, this methodology is implemented for TSV integrated on floating Si substrate. Integration process leading to face to face via last after bonding stacks is detailed. Specific structures using this flow are then considered for RF characterizations and EM simulations (Ansoft -HFSS) and TSV equivalent model is proposed. HFSS simulator previously validated as a predictive tool enables to perform simulations in the frame of a design of experiments (DOE) leading to analytical model for each model parameter. In order to evaluate the impact of substrate polarization on signal transmission, TSV structures are integrated onto a CMOS 65 wafer and characterized. C(V) and RF measurements are achieved and enable to improve TSV model considering depletion effect in Si bulk. This equivalent model is helpful for design and technological recommendations and TSV impact on 3D ring oscillators can be evaluated through SPICE simulations, as shown in the last part. 
TSV Integration
In order to build such an electrical model, specific test structures are required to validate the methodology first step (Fig. 5) . Thus, high density TSV integration process and dedicated devices for RF and C(V) measurements are presented below.
High density TSV integration
In this part a full process flow enabling 3D integration is detailed. Wafer stacking is achieved in a face to face via last after bonding approach including high density cylindrical TSV (~10 4 TSV/mm ).
First, surfaces of both top wafer and Si substrate are prepared with a chemical and mechanical polishing (CMP) and cleaning. A face-to-face stacking is performed with direct oxide bonding, providing efficient and durable cohesion. The stack is then thinned down to 15 m by a combination of grinding and CMP steps. After thinning, total thickness variation (TTV) and roughness are respectively 1 μm and 0,5 nm RMS. A final stress release step enables to reduce wafer bow down to 20 m. It is hardly required to minimize TTV, roughness and bow to ensure good conditions for TSV photolithography and patterning. After bonding and thinning, a 1 m oxide layer is deposited by PECVD to ensure the electrical insulation of future TSV and Redistribution Layer (RDL).
Once 3 m wide TSV are patterned by lithography [25] , dielectric top layer, thin Si substrate and Pre Metal Dielectric (PMD) are etched with successive Reactive Ion Etching (DRIE) process steps, using respectively (C 4 F 8 , O 2 ) mix for dielectric and (SF 6 , ECS Transactions, 33 (12) 1-21 (2010) C 4 F 8 ) for silicon. Straight etching profile is required to ensure good step coverage during metallization and to limit charge trapping at Si/SiO 2 interface. Gas mixes enable to minimize scalloping effect on TSV sidewalls and low scalloping undercut were measured (respectively less than 30 and 50 nm). PMD oxide, enabling isolation between M1 and substrate, is partially etched in order to prevent copper line from oxidation during stripping and isolation processes.
After stripping, efficient cleaning is mandatory to ensure removal of etching residues and promote a good adhesion of isolation layer on TSV sidewalls. Then a 400 nm thick SiO 2 layer is deposited by Sub-Atmospheric Chemical Vapor Deposition (SACVD) in order to insulate TSV from the substrate. This technique enables a high conformity (300 nm is measured on TSV sidewalls) and good step coverage (70%). An etch back process is finally used to remove bottom oxide and open TSV on metal line M1. Then a 20 nm TiN barrier is deposited by Metal-Organic Chemical Vapor Deposition (MOCVD) as copper diffusion barrier, followed by deposition of a 200 nm thick copper seed layer. This last step consists in two successive depositions of 50 nm PVD (Physical Vapor Deposition) and 150 nm CVD copper layers. The first film ensures Cu adhesion on diffusion barrier but shows a lack of continuity on TSV sidewalls. Conformal CVD film is thereby deposited to ensure a sufficient seed layer for the subsequent copper electrolytic deposition (ECD). To complete metallization, TSV are filled by ECD and annealed at 250°C during 1 hour. Electrolyte and process tuning provide dense copper and voidless TSV as shown on Fig. 6 . To make test structure functional, RDL is finally added to connect TSV according to a standard Damascene process. As shown on Fig. 6 , the oxide layer is conformal, and a good contact between TSV and M1 can be observed whereas no etching residue remains. 
TSV electrical modeling
In order to accurately characterize TSV, specific RF structures are integrated on floating Si substrate according to the integration process previously described. RF Dispositive Under Test (DUT) is a TSV dual chain including two high density TSV with coplanar ground lines and GSG RF pads. Fig. 7 show X-ray tomography picture of TSV chains dedicated to RF characterizations, including high density TSV. Fig . 9b shows the good agreement between simulations and measurements for TSV inductance. In spite of the small increase for lower frequencies, L is assessed to be constant with frequency. Such very low value (L measured 5 pH) makes TSV inductance about 500 times lower than conventional wire bonding. Finally, simulated capacitance fits in a perfect way the measurements (Fig. 9c) and according to Fig. 9d results are in good accordance for TSV conductance in spite of the noise due to the low values of measured parasitic elements. These agreements observed for the whole electrical parameters of TSV make the simulator able to predict the via behavior as a function of frequency. However, in order to extract intrinsic parasitic elements of the TSV and explain the complex frequency dependent evolution of C and G, it is necessary to turn the first equivalent model into a more physical one.
TSV physical model
In this enhanced model (Fig. 10 ) C ox represents oxide capacitance between TSV and silicon due to isolation oxide. G Si and C Si are parasitic elements due to presence of lossy silicon substrate. The frequency dependent evolution of C and G is consequently caused by the combination of these three elements. Impedance identification between (C, G) and (C Si , G Si , C ox ) gives equations eq.1 and eq.2 enabling to switch between both models. At low frequencies, eq. 1 becomes eq. 3 and it is possible to extract oxide capacitance from measurements or simulations. On the other hand, in high frequencies, eq. 1 becomes eq. 4 and C Si can finally be extracted from measurements. In the same way, G Si is expected to be constant and represents with C Si conduction losses in Si substrate. It is extracted considering the limit of eq. 2 in high frequencies (eq. 5). According to eq. 3, 4 and 5, via parasitic elements are extracted and all the electrical performance of this high density TSV whose integration process was presented previously are summarized in table 1. Low inductance and capacitance values make TSV performance about 500 times better than conventional wire bonding one. It could be consequently an excellent candidate to overcome 2D ICs limitations. , 33 (12) 1-21 (2010) To model and predict TSV performance whatever the materials and the geometry, accurate links have to be identified between electrical parameters and TSV characteristics. TSV resistance and oxide capacitance models have already been validated and physical models are proposed in eq. 6 and eq. 7. t Si is TSV depth, Cu copper resistivity, Si silicon permittivity, diel oxide permittivity and D TSV TSV diameter. TSV resistance model is made of two main elements: the first one represents diffusion barrier resistance, and the second one TSV copper resistance, including skin effect through frequency dependent skin depth ( ). Oxide capacitance basically depends on dielectric thickness and permittivity, and TSV dimensions. However, no physical model being available for TSV inductance L, C Si and G Si , a design of experiments (DOE) using the previously calibrated Ansoft HFSS simulator is carried out to model these elements as functions of three main factors (TSV diameter (D TSV ), TSV depth (t Si ) and silicon conductivity ( Si )) capable to affect these response variables. Their domains are given in table II. The excellent fit between simulations and DOE prediction demonstrates that resulting analytical expressions are able to reproduce variations observed during EM simulations. Finally, to give a physical sense to modelled responses and make them easier to use, DOE quadratic expressions are transformed using the expression given in [20] . Eq. 8, 9 and 10 show the final semi-empirical expressions of TSV inductance, C Si and G Si . TSV analytical model (Eq. 6 -10) is finally validated in the frame of a comparison with RF measurements. Fig. 11a and 11b show how eq. 6 and 8 fit measured TSV inductance and resistance, while eq. 1 and 2 enable to reconstitute C and G behavior and consequently validate C ox , C Si and G Si models (Fig. 11c and 11d) . The excellent agreements presented on these pictures show that analytical models are able to reproduce TSV electrical behavior with technological inputs. These equations are now available for predictive calculations, process tuning and technological recommendations.
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Technological recommendations
Another DOE is performed to draw Pareto chart of each analytical expression of TSV model as a function of all geometrical and process parameters. These charts show each of the estimated effects and interactions from the more to the less important factor on ECS Transactions, 33 (12) 1-21 (2010) modelled response. It reveals that, as expected, Si is the most influent parameter on C Si and G Si , that TSV resistance is mostly impacted by via diameter, inductance hardly depends on TSV depth and dielectric thickness has the most important effect on oxide capacitance. Fig. 12 shows pie charts that summarize main effect on TSV resistance and inductance. a b Although TSV diameter is the most influent parameter for TSV resistance, its impact on inductance is low compared to TSV depth. The analytical expressions are consequently helpful to make trade off and to know what parameters have to be adjusted for electrical performance tuning.
Effect of substrate polarization
Structure description
In order to investigate the impact of substrate polarization on TSV equivalent model and electrical performance, new TSV RF structures are integrated on a CMOS 65 bottom wafer according to the process presented previously (Fig. 13a) . C(V) devices including a single TSV surrounded by a ground ring at M1 level are integrated, enabling the study of the MOS capacitance behavior of the via (Fig. 13b) . TSV dual chain RF structures are built in too, including substrate contacts to add DC bias to RF signal (Fig. 14) a b Fig. 16a ), C evolution is the same than without polarization and the methodology is used to extract C ox ~ 40 fF from global C TSV at low frequency. C ox expression (eq. 7) gives C ox = 38 fF. In the same way, C Si is extracted at high frequency and C Si~5 fF. Previous C si model (eq. 9) is obsolete since substrate is now connected to the ground. As a consequence, C si is modelled with eq. 11 giving C si = 5 fF. Proposed analytical model fits in an excellent way experimental data. Transactions, 33 (12) 1-21 (2010) Where R ring is the distance to the nearest ground plane. Finally, G Si is extracted from G TSV measurement in high frequency and G Si = 0,47 mS (Fig. 17) . As C si et G si still stand for conduction losses in Si bulk, G Si can be calculated according to eq. 10 and G si = 0,47 mS, fitting extracted value in a perfect way. a b However, if V g +20 V, C(f) curve do no longer have the same shape (Fig. 16b ) demonstrating that TSV capacitance is a combination of C ox and another electrical element. An impact of the TSV bias is observed on G Si as it is denoted for TSV capacitance. A depletion capacitance is consequently incorporated into a new model (Fig. 18) to reproduce the TSV behavior as a function of bias voltage. The next part aims at modelling and evaluating this new parameter. , 33 (12) 1-21 (2010) C(V) measurements and depletion capacitance modeling Fig. 19a shows theoretical C(V) characteristic for p-type substrates. In the accumulation region, where TSV voltage (V g ) is lower than flat band voltage (V FB ), oxide capacitance can be extracted. In the inversion region (V g > threshold voltage (V th )), C(V) curve is expected to follow the high frequency line regarding AC component signal frequency usually sent through TSV. 25-TSV matrices are measured to plot C(V) characteristics. Fig. 19b shows a C(V) curve at 300 kHz, and C ox ~ 36 fF. An important shift in the negative V g values and distortions of the curve mainly due to high charge density at the TSV Si/SiO 2 interface Q SS [24] are observed in spite of process tuning. In depletion region (Fig. 4) , the capacitance does not follow « high frequency » curve because of interface charges and the too low measurement frequency enabling a weak inversion layer to settle. a b Depletion effect observed on C(V) measurements can be modelled based on [21] and adding the polarization due to charge trapping at the Si/SiO 2 interface caused by etching process and dielectric deposition. TSV voltage (V g ) and resulting flat band voltage (V FB ) are given by eq. 12 and eq. 13. C Ox is the oxide capacitance, Q M is the electronic charge on metal, M and S are metal and semiconductor work functions respectively, q = 1,6.10 -19 C, S is contact surface between Si bulk and oxide and V s is Si surface potential. Eq. 13 and eq. 7 give eq. 14. , 33 (12) 1-21 (2010) evolution in Si bulk surrounding TSV. Moreover the depletion approximation (for R r R D , where R D = R TSV + W depletion ) (Fig. 20) leads to a depletion charge only due to ionized doping atoms and eq. 15 gives eq. 16. Eq. 17 and eq. 18 give eq. 19 (19) Considering a high amount of interface charges (Q ss = 5.10 11 at.cm -2 ), threshold voltage is calculated and V th = -5.2 V, which is in good agreement with experimental threshold voltage observed on Fig. 19b . In this region, depletion radius does not increase anymore and is noted R D_max . Using eq. 19, numerical resolution enables to extract maximum depletion radius: R D_max ~ 2.5 m. C dep is calculated according to eq. 20 and C dep = 30 fF. , 33 (12) 1-21 (2010) 
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Application: TSV impact on signal propagation and circuit performance In order to evaluate the impact of a TSV on circuit performance, specific structures are designed and simulated with a SPICE simulator in time domain. Unloaded inverter chain performance are compared to inverters (65 nm node) loaded by a single TSV or by a TSV chain including a 10 μm long RDL (Fig. 21a and 21b) . These structures include 4 μm wide and 15 μm deep TSV with 300 nm thick isolation oxide. Electrical performance is extracted thanks to the methodology presented in the previous part and summerized in table III. Besides, RDL line included in TSV chain are simulated and its performance are presented in table IV. Timing analysis is performed and delay time between TSV input and output drivers as well as fall time T f of signal transmitted in TSV are extracted (Fig. 22) . This last parameter gives helpful indications about maximal operating frequency achievable with TSV (F max = (4 T f ) -1 ). This study is performed for three inverters sizes called X2, X18 and X53 (inverter width respectively 2, 18 and 53 times higher than its length). The first series called "Ref" shows intrinsic inverter delay times for a standard 2D structure. Considered gates exhibit values around 13 ps. The implementation of TSV or TSV chain leads to an increase of delay all the more high as inverter is small. RC additional delay is indeed caused by the time needed to load TSV oxide capacitance. Small drivers (like X2) are slow and not adapted to load such capacitances and consequently are more impacted by the addition of TSV. However, the integration of stronger driver enables to restore timing responses. For example X53 gate delay increases only from 13 ps to 30 ps (from the reference structure to the TSV chain one), limiting effect of the TSV.
In order to evaluate the impact of each element of TSV model on circuit performance, a sensitivity study is carried out for the structures presented on Fig. 21a and b . Electrical parameters of TSV model are successively set at a minimal or maximal value (+/-30% of the nominal data shown in Table III ) and impact on delay time is evaluated for three inverter sizes as shown on Fig. 24 and 25 . As the charts suggest, R, L and C Si have no effect on circuit performance. Indeed, internal input inverter resistance is far higher than TSV one. Optimization and process tuning to reduce resistance or skin effect is consequently pointless regarding delay. G Si has a small impact while C ox and C dep are both critical for delay. For instance, a 30% increase of one of these two capacitances leads to degradation of the delay of 10%. The same trends are observed for fall time. Fig. 25 shows that delay sensitivity to C ox , C dep and G Si is reduced when intervia line is added.
Finally, as it was proposed previously, integration of strong drivers seems to be the best solution to restore time response and limit performance degradation induced by TSV. Process optimization should focus on C ox reduction by thickening the oxide or reducing its k-value.
Conclusion
A process flow to perform 3D-IC stacking including high density TSV according to a face-to-face Via Last after bonding approach is presented. A full methodology including RF measurements on both floating and polarized substrate, EM simulations and C(V) measurements is detailed and leads to an accurate analytical model for TSV featuring C dep and bulk conduction losses. This model is available for all technology nodes and enables to extract TSV performance by tuning parameters such as bulk conductivity. , 33 (12) 1-21 (2010) Finally, SPICE simulations enable to identify the most critical parameters in TSV electrical model. C ox and C dep have the highest impact on gate delay and have to be minimized to ensure fast signal transmission, whereas TSV resistance and inductance do not impact inverter delay.
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